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Abstract - A CAD tool for the design of VLSI synchronous sequential con-
trollers is presented. Both the design and layout of the state machine are au-
tomatically generated. The program is process independent allowing a choice
of design rules to base generation upon. An incremental layout creation ap-
proach has been implemented which makes the tool useful in a wide range
of layout applications. Flow table descriptions are input to characterize the
desired machine and a layout archive is output.
1 Introduction
A state machine can be implemented as a programmable PLA based structure or as random
logic. The realization of state machines based on random logic often results in the most
compact and highest performance circuits, but the logic, which is a function of the state
assignment, flip flop type and flow table, does not lend itself to easy automatic synthesis.
Controllers implemented as PLA structures can be generated automatically, but are less
area efficient and have reduced system performance.
An architecture that retains the traditional strengths of dedicated state machines, but
offers the programmability of a microcontroller, was presented in [1]. This architecture
produces controllers whose logic is invariant with respect to the actual sequence desired.
State machines designed using this method approach the performance and size of random
logic based state machines and have a programmability superior to a PLA based design.
This paper presents a CAD tool for generating VLSI dedicated controllers based on the
sequence invariant architecture, described in Section 2. The tool, named "sm" (for SISM
maker), is a flexible tool which not only provides the layout of complete state machines,
but can generate stand alone sub-circuits as well. The layouts are design rule independent
and correct by construction. Layout generation is done on the fly, with a process rule
file being the minimum input required. The software, which is a pipeline of sub-circuit
generators, provides great flexibility and speed, for an engineer and layout designer, in the
implementation of CMOS controllers. A significant reduction in engineering design time
is also attained, as "sm" performs all of the logic design tasks normally associated with
state machines. The interesting and creative design task, flow table definition, remains in
the hands of the engineer, while the time consuming portions are handled in software.
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Table 1: Example flow table.
Section 3 of this paper describes the approach "sin" takes to layout generation itself,
while Section 4 provides a description of the input options available. Section 5 outlines
the benefits of the CAD tool.
2 Sequence Invariant State Machines (SISMs)
2.1 What does "Sequence Invariant" mean?
State machines are used primarily as control structures in digital circuits. A traditional
format for the description of a state machine is the flow table, such as shown in Table 1.
The flow table has dimensions of i inputs wide by s states tall. Entries in the flow table
determine the state transitions that are made during operation.
The driving idea behind the sequence invariant architecture is to build a state machine
given only the dimensions (t and s) of the flow table. The state machine created must be
capable of performing the operations of any sequence of states that are described in the i
by s flow table.
2.2 How is "Sequence Invariance" accomplished?
The sequence invariant architecture is broken into functional blocks as shown in Figure
1. In effect, the Destination State Codes are a representation of the flow table to be
implemented. The Input Switch Matrix selects a single column of the flow table and
passes the next state information for the entire selected column to the Next State Logic.
The function of the Next State Logic is to select which of the states from the column of
states presented to it should be selected as the next state. This choice of next state is
based upon the current state. The hardware implementation of the Input Switch Matrix
and Next State Logic circuits is dependent only on the dimensions of the flow table to be
implemented. The only difference between state machines with dimensions i = x, s = y is
the programming of the Destination State Codes.
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Figure 1: General block diagram.
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Table 2: General eight-state three-input flow table.
2.3 Operation
The following illustrates specifically how this architecture works. Let Table 2 depict an
example for a general 3 state variable, 3 input state machine, /i, Jj and I3 are the inputs,
SQ...SI are the present states, and Ns<,ii,Ns0i3.. -Nsri3 are the next states. This can
be generalized so that Nsjj are the next states for 5,- under input /,-. NS^ has been
abbreviated as Nij. The set of N^j also comprise the destination state codes. Let the state
assignment be 50 = 000, Si = 001, 5a = 010, ..., Sr = 111.
The next state logic is a general BTS circuit [2,3] with paths that decode each state.
The input switch matrix is a pass transistor matrix, that passes the destination state codes
to the next state pass network as shown in Figure 2. The circuit realization of this network
operates in the following manner: All of the destination state codes N^ are presented to
the input switch matrix. For each input state Ii, all of the destination states in I,- are
presented to the next state logic. The present state variables, y, select one and only one
next state entry which is passed to the flip-flops. If the machine is in state 5i and input I3
is asserted, then JV12, would be passed to the input of the flip-flop for next state variable Y>.
The current input state selects the set of potential next states that the circuit can assume
(selects the input column) and the present state variables select the exact next state (row
in the flow table) that the circuit will assume at the next clock pulse.
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Figure 2: General eight-state three-input next state equation circuit.
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2.4 SISM's and state machine output equations
It has been shown [4,5] that the same logic which is used to implement Sequence Invariant
State Machines can also be used to generate the forming logic for the state machine output
equations. In this case the feedback terms are removed. The present state information is
provided by the logic blocks in the SISM. The same sequence invariance is available, as is
the programmability. The CAD tool described here has the ability to generate logic blocks
suitable for implementing these output equations.
3 Automating Layout
3.1 Layout approach
The structure of the SISM logic lends itself to two "natural" layout approaches. First,
the regularity of poly spacings vertically and metal spacings horizontally, (see Figure 3),
suggests a gate-matrix layout approach [6]. In this approach, horizontal poly-silicon and
vertical metal pitchs are calculated, then contact and diffusion areas are placed to form
transistors. The gate-matrix approach proves undesirable due to the inflexibility of the
monolithic layout structure created. The second approach is also suggested by the regu-
larity of the SISM logic. The layout can be divided into a number of tiles which can be
calculated, created, then placed. The tile-laying methodology was chosen because it allows
decomposition of the layout problem into smaller cell layout problems.
Although the ultimate goal is a complete state machine layout, this methodology allows
useful layouts to be made available, as intermediate steps, in the compilation. The next
section describes the layout decomposition.
3.2 Layout Decomposition
The organization of the SISM layout, (see Figure 4), parallels the functional blocks shown
in Figure 1. Decomposition of the layout for creation purposes follows the functional
decomposition shown, "sin" creates a cell implementing the Input Switch Matrix and a
cell for the Next State Logic. Additional layout cells provide programmable connections
for power and ground. Feedback taps for the state variables are also generated.
A single state bit cell can be created and replicated for each state bit because the
Input Switch Matrix and Next State Logic are identical for each state variable bit (due
to Sequence Invariance). After this base architecture is created, a programming mask is
placed over the Input Switch Matrix to program the desired state transitions.
As described in Section 2.3, the Next State Logic block is a general BTS network
and Figure 2 indicates that the Input Switch Network is a general pass transistor OR
structure. Both of these functional blocks are found in logic implementations, other than
state machines. Therefore, "sin" was designed to optionally create layouts of these sections
independent of a particular SISM design. The user can then copy, connect, and program
4.3.6
Figure 3: Three input, five state SISM layout
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NAME: NACH1
PROCESS: CMOS34
a: c b a.
b : d e b .
c: e d c.
d : f e d .
e: a f e.
f: b a f.
Table 3: Flow table entry format
them manually. This allows more flexibility in the layout process, and provides automatic
generation of structures which may have uses in applications other than SISMs.
4 "sm"
4.1 Layout options
The amount of layout generated is very flexible. The user can choose to specify the
number of states and generate the Next State Logic cell. Specifying the number of inputs
in addition to the number of states allows the user to generate an unprogrammed Input
Switch Matrix and/or a Next State Logic cell, or a complete, unprogrammed state machine.
These options allow the layout designer to create blocks which generate the output signals
of a state machine, as described in Section 2.4. To generate a complete, programmed state
machine the user must create a file with a flow table description of the state machine.
4.2 Flow table description
When the user requests creation of a complete, programmed state machine, "sm" requires
a flow table description of the desired state machine. The flow table description is a simple
ASCII text file consisting of state transition information. Table 3 shows the flow table
entry format used to create a state machine corresponding to the flow table shown in
Table 1. State declarations are followed by a colon and the state transition information for
each input, then closed with a period. Undefined or "don't care" states are not allowed.
States are assigned sequentially, beginning with the first state declared, which is assigned
state variable value zero. It is often advantageous to assign this state to the reset state.
4.3 Process choices
The CAD tool described here is process independent. Layouts are created on the fly, using
a tiling algorithm. Fabrication of VLSI circuits, however, is not process independent.
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When targeting a specific process, "sm" requires a Design Rule file for that particular
process, "sm" currently has two Design Rule files available:
• Hewlett-Packard 1.6/rni CMOS-40 rules.
• Hewlett-Packard 1.0/im CMOS-34 rules.
• Implementation of the MOSIS Scalable Rule set is planned.
4.4 Transistor width
The transistors used in the SISM layout default to a minimum transistor width, which is the
size of a metal/diffusion contact plus diffusion overlaps on each side. If the user wishes, the
transistors can be created larger than this minimum. The resolution of transistor widths
allowed is 0.2/zm .
5 "sm" and SISM Benefits
Use of "sm" and sequence invariant state machines has many benefits over PLA and
random logic state machine implementations. Running on an HP 9000/375 "sm" took two
seconds real time (half a second CPU time) to create the layout shown in Figure 5. This
layout implements the state machine from the flow table description shown in Table 3.
The layout created is correct by construction and will pass Design Rule Checks (DRC).
A layout designer would require half a day to lay out, check continuity, and run DRC
verification on a hand crafted SISM state machine layout.
A traditional state machine requires a significant amount of work. The engineering tasks
required include flow table construction, state assignments, choosing a flip-flop, designing
input forming logic, designing output forming logic, and circuit design. The layout task is
one of the most time consuming in a VLSI design. An experienced layout designer may be
able to draw about 8 transistors/hour of random logic. Traditional controller designs tend
to have large amounts of random logic associated with them. A traditional implementation
of the flow table, Table 3, might require several days of layout.
Time is saved, using "sm", because no state machine design time, other than the flow
table construction, is required. The sequence invariant implementation will yield additional
savings in the event of design changes which require modification of the state flow sequence
or the addition of new states.
"sm", while remaining a simple program to use, provides flexibility to the layout de-
signer, as well as time savings to the design engineer.
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Figure 5: "sm" generated layout
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